

www.ti.com

High Common-Mode Voltage DIFFERENCE AMPLIFIER

FEATURES

- ◆ COMMON-MODE INPUT RANGE: ±200V (V_S = ±15V)
- ◆ PROTECTED INPUTS: ±500V Common-Mode ±500V Differential
- UNITY GAIN: 0.02% Gain Error max
- NONLINEARITY: 0.001% max
- CMRR: 86dB min

DESCRIPTION


The INA117 is a precision unity-gain difference amplifier with very high common-mode input voltage range. It is a single monolithic IC consisting of a precision op amp and integrated thin-film resistor network. It can accurately measure small differential voltages in the presence of common-mode signals up to ± 200 V. The INA117 inputs are protected from momentary common-mode or differential overloads up to ± 500 V.

In many applications, where galvanic isolation is not essential, the INA117 can replace isolation amplifiers. This can eliminate costly isolated input-side power supplies and their associated ripple, noise and quiescent current. The INA117's 0.001% nonlinearity and 200kHz bandwidth are superior to those of conventional isolation amplifiers.

The INA117 is available in 8-pin plastic mini-DIP and SO-8 surface-mount packages, specified for the -40° C to $+85^{\circ}$ C temperature range. The metal TO-99 models are available specified for the -40° C to $+85^{\circ}$ C and -55° C to $+125^{\circ}$ C temperature range.

APPLICATIONS

- CURRENT MONITOR
- **BATTERY CELL-VOLTAGE MONITOR**
- GROUND BREAKER
- INPUT PROTECTION
- SIGNAL ACQUISITION IN NOISY ENVIRONMENTS
- FACTORY AUTOMATION





SPECIFICATIONS

At T_A = +25°C, V_S = ±15V, unless otherwise noted.


| | | IN | A117AM, | SM | | INA117BI | VI | IN | IA117P, I | KU | |
|--|--|--------------------------|--------------------------------|-----------------------------|---------------|-------------------------|----------------|-------------------|--------------------|--------------------|--------------------------------------|
| PARAMETER | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| GAIN Initial (1) Error vs Temperature Nonlinearity (2) | | | 1 0.01 2 0.0002 | 0.05 10 0.001 | | * * | 0.02 * * | | * * * | * | V/V % ppm/°C % |
| OUTPUT Rated Voltage Rated Current Impedance Current Limit Capacitive Load | $I_O = +20$ mA, -5 mA $V_O = 10$ V To Common Stable Operation | 10 +20, –5 | 12 0.01 +49, -13 1000 | | * | * * * | | * | * * * | | V mA Ω mA pF |
| INPUT Impedance Voltage Range Common-Mode Rejection (3) DC AC, 60Hz vs Temperature, DC | Differential Common-Mode Differential Common-Mode, Continuous $V_{CM} = 400 Vp-p \\ T_A = T_{MIN} \text{ to } T_{MAX}$ | ±10 ±200 70 66 | 800 400 80 80 | | * 86 66 | * * * 94 94 | | * * | * * * * * * | | kΩ kΩ V V dB dB |
| AM, BM, P, KU SM OFFSET VOLTAGE Initial | RTO ⁽⁴⁾ | 66 60 | 75 75 120 | 1000 | 80 | * | 1000 | | * | * | dB μV |
| KU Grade (SO-8 Package) vs Temperature vs Supply vs Time | $T_A = T_{MIN}$ to T_{MAX} $V_S = \pm 5V$ to $\pm 18V$ | 74 | 8.5 90 200 | 40 | 80 | * * * | 40 * | * | 600 * * * | 2000 | μV μV/°C dB μV/mo |
| OUTPUT NOISE VOLTAGE $f_B = 0.01Hz$ to 10Hz $f_B = 10kHz$ | RTO ⁽⁵⁾ | | 25 550 | | | * * | | | * * | | μVp-p nV/√Hz |
| DYNAMIC RESPONSE Gain Bandwidth, -3dB Full Power Bandwidth Slew Rate Settling Time: 0.1% 0.01% 0.01% | $V_O = 20Vp-p$ $V_O = 10V \text{ Step}$ $V_O = 10V \text{ Step}$ $V_{CM} = 10V \text{ Step}, V_{DIFF} = 0V$ | 30 2 | 200 2.6 6.5 10 4.5 | | * | * * * * * | | * | * * * * * | | kHz kHz V/μs μs μs μs |
| POWER SUPPLY Rated Voltage Range Quiescent Current | Derated Performance $V_O = 0V$ | ±5 | ±15 | ±18 2 | * | * | * | * | * | * | V V mA |
| TEMPERATURE RANGE Specification: AM, BM, P, KU SM Operation Storage | | -25 -55 -55 -65 | | +85 +125 +125 +150 | * * | | * * | -40 -40 -55 | | +85 +85 +125 | သိ သိ သိ သိ |

^{*}Specification same as for INA117AM.

NOTES: (1) Connected as difference amplifier (see Figure 1). (2) Nonlinearity is the maximum peak deviation from the best-fit straight line as a percent of full-scale peak-to-peak output. (3) With zero source impedance (see discussion of common-mode rejection in Application Information section). (4) Includes effects of amplifier's input bias and offset currents. (5) Includes effects of amplifier's input current noise and thermal noise contribution of resistor network.



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| Supply Voltage | +22\/ |
|-----------------------------------|--------------|
| | |
| Input Voltage Range, Continuous | |
| Common-Mode and Differential, 10s | ±500V |
| Operating Temperature | |
| M Metal TO-99 | 55 to +125°C |
| P Plastic DIP and U SO-8 | 40 to +85°C |
| Storage Temperature | |
| M Package | 65 to +150°C |
| P Plastic DIP and U SO-8 | 55 to +125°C |
| Lead Temperature (soldering, 10s) | +300°C |
| Output Short Circuit to Common | Continuous |



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION


| PRODUCT | PACKAGE | PACKAGE DRAWING NUMBER | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER ⁽¹⁾ | TRANSPORT MEDIA |
|----------|--------------------|------------------------------|-----------------------------------|--------------------|-----------------------------------|--------------------|
| INA117P | DIP-8 | 006 | -40°C to +85°C | INA117P | INA117P | Rails |
| INA117KU | SO-8 Surface-Mount | 182 | " | INA117KU | INA117KU | Rails |
| " | " | " | " | " | INA117KU/2K5 | Tape and Reel |
| INA117AM | TO-99 Metal | 001 | -25°C to +85°C | INA117AM | INA117AM | Rails |
| INA117BM | " | " | п | INA117BM | INA117BM | Rails |
| INA117SM | II | " | –55°C to +125°C | INA117SM | INA117SM | Rails |


NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "INA117KU/2K5" will get a single 2500-piece Tape and Reel.





TYPICAL PERFORMANCE CURVES

At T_A = +25°C, V_S = ±15V, unless otherwise noted.











TYPICAL PERFORMANCE CURVES (Cont.)

At T_A = +25°C, V_S = ±15V, unless otherwise noted.


SMALL SIGNAL STEP RESPONSE $C_{\rm L} = 0$



SMALL SIGNAL STEP RESPONSE $C_L = 1000 pF$



LARGE SIGNAL STEP RESPONSE







APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation.

Applications with noisy or high-impedance power-supply lines may require decoupling capacitors close to the device pins.

The output voltage is equal to the differential input voltage between pins 2 and 3. The common mode input voltage is rejected.

Internal circuitry connected to the compensation pin 8 cancels the parasitic distributed capacitance between the feedback resistor, R_2 , and the IC substrate. For specified dynamic performance, pin 8 should be grounded or connected through a $0.1\mu F$ capacitor to an AC ground such as V+.




FIGURE 1. Basic Power and Signal Connections.

COMMON-MODE REJECTION

Common-mode rejection (CMR) of the INA117 is dependent on the input resistor network, which is laser-trimmed for accurate ratio matching. To maintain high CMR, it is important to have low source impedances driving the two inputs. A 75Ω resistance in series with pin 2 or 3 will decrease CMR from 86dB to 72dB.

Resistance in series with the reference pins will also degrade CMR. A 4Ω resistance in series with pin 1 or 5 will decrease CMRR from 86dB to 72dB.

Most applications do not require trimming. Figures 2 and 3 show optional circuits that may be used for trimming offset voltage and common-mode rejection.

TRANSFER FUNCTION

Most applications use the INA117 as a simple unity-gain difference amplifier. The transfer function is:

$$V_0 = V_3 - V_2$$

 V_3 and V_2 are the voltages at pins 3 and 2.




FIGURE 2. Offset Voltage Trim Circuits.

Some applications, however, apply voltages to the reference terminals (pins 1 and 5). A more complete transfer function is:

$$V_0 = V_3 - V_2 + 19 \cdot V_5 - 18 \cdot V_1$$

 V_5 and V_1 are the voltages at pins 5 and 1.



MEASURING CURRENT

The INA117 can be used to measure a current by sensing the voltage drop across a series resistor, $R_{\rm S}$. Figure 4 shows the INA117 used to measure the supply currents of a device under test. The circuit in Figure 5 measures the output current of a power supply. If the power supply has a sense connection, it can be connected to the output side of $R_{\rm S}$ to eliminate the voltage-drop error. Another common application is current-to-voltage conversion, as shown in Figure 6.




FIGURE 3. CMR Trim Circuit.




FIGURE 4. Measuring Supply Currents of Device Under Test.




FIGURE 5. Measuring Power Supply Output Current.






FIGURE 6. Current to Voltage Converter.

In all cases, the sense resistor imbalances the input resistor matching of the INA117, degrading its CMR. Also, the input impedance of the INA117 loads $R_{\rm S}$, causing gain error in the voltage-to-current conversion. Both of these errors can be easily corrected.

The CMR error can be corrected with the addition of a compensation resistor, R_C , equal in value to R_S as shown in Figures 4, 5, and 6. If R_S is less than 20Ω , the degradation in CMR is negligible and R_C can be omitted. If R_S is larger than approximately $2k\Omega$, trimming R_C may be required to achieve greater than 86dB CMR. This is because the actual INA117 input impedances have 1% typical mismatch.

If R_S is more than approximately 100 Ω , the gain error will be greater than the 0.02% specification of the INA117. This gain error can be corrected by slightly increasing the value of R_S . The corrected value, R_S , can be calculated by:

$$R_S' = \frac{R_S \bullet 380 k\Omega}{380 k\Omega - R_S}$$

Example: For a 1V/mA transfer function, the nominal, uncorrected value for R_S would be 1k $\Omega.$ A slightly larger value, $R_S'=1002.6\Omega,$ compensates for the gain error due to loading.

The $380k\Omega$ term in the equation for R_S ' has a tolerance of $\pm 25\%$, so sense resistors above approximately 400Ω may require trimming to achieve gain accuracy better than 0.02%.

Of course, if a buffer amplifier is added as shown in Figure 7, both inputs see a low source impedance, and the sense resistor is not loaded. As a result, there is no gain error or CMR degradation. The buffer amplifier can operate as a unity gain buffer or as an amplifier with non-inverting gain. Gain added ahead of the INA117 improves both CMR and signal-to-noise. Added gain also allows a lower voltage drop across the sense resistor. The OPA1013 is a good choice for the buffer amplifier since both its input and output can swing close to its negative power supply.




FIGURE 7. Current Sensing with Input Buffer.



Figure 8 shows very high input impedance buffer used to measure low leakage currents. Here, the buffer op amp is powered with an isolated, split-voltage power supply. Using an isolated power supply allows full ±200V common-mode input range.

NOISE PERFORMANCE

The noise performance of the INA117 is dominated by the internal resistor network. The thermal or Johnson noise of

these resistors produces approximately $550 \text{nV}/\sqrt{\text{Hz}}$ noise. The internal op amp contributes virtually no excess noise at frequencies above 100Hz.

Many applications may be satisfied with less than the full 200kHz bandwidth of the INA117. In these cases, the noise can be reduced with a low-pass filter on the output. The two-pole filter shown in Figure 9 limits bandwidth to 1kHz and reduces noise by more than 15:1. Since the INA117 has a 1/f noise corner frequency of approximately 100Hz, a cutoff frequency below 100Hz will not further reduce noise.




FIGURE 8. Leakage Current Measurement Circuit.





FIGURE 9. Output Filter for Noise Reduction.








FIGURE 10. Reducing Differential Gain.

FIGURE 11. Summing $V_{\rm X}$ in Output.




FIGURE 12. Common-Mode Voltage Monitoring.








FIGURE 13. Offsetting or Boosting Common-Mode Voltage Range for Reduced Power-Supply Voltage Operation.






FIGURE 14. Battery Cell Voltage Monitor.




FIGURE 15. Measuring Amplifier Load Current.




FIGURE 16. AC-Coupled INA117.



www.ti.com 15-Nov-2023

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|----------------------|---------|
| INA117AM | NRND | TO-99 | LMC | 8 | 20 | RoHS & Green | Call TI | N / A for Pkg Type | | INA117AM | |
| INA117BM | LIFEBUY | TO-99 | LMC | 8 | 20 | RoHS & Green | Call TI | N / A for Pkg Type | | INA117BM | |
| INA117KU | ACTIVE | SOIC | D | 8 | 75 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 85 | INA 117KU 2 | Samples |
| INA117KU/2K5 | ACTIVE | SOIC | D | 8 | 2500 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | | INA 117KU 2 | Samples |
| INA117KU/2K5G4 | LIFEBUY | SOIC | D | 8 | 2500 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | | INA 117KU 2 | |
| INA117P | ACTIVE | PDIP | Р | 8 | 50 | RoHS & Green | NIPDAU | N / A for Pkg Type | | INA117P | Samples |
| INA117PG4 | ACTIVE | PDIP | Р | 8 | 50 | TBD | Call TI | Call TI | | | Samples |
| INA117SM | NRND | TO-99 | LMC | 8 | 20 | RoHS & Green | AU | N / A for Pkg Type | | INA117SM | |
| INA117SMQ | NRND | TO-99 | LMC | 8 | 20 | RoHS & Green | AU | N / A for Pkg Type | | INA117SMQ | |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

www.ti.com 15-Nov-2023

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Nov-2023

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | _ | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| INA117KU/2K5 | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Nov-2023



*All dimensions are nominal

| Ì | Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| ı | INA117KU/2K5 | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Nov-2023

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-----------|--------------|--------------|------|-----|--------|--------|--------|--------|
| INA117AM | LMC | TO-CAN | 8 | 20 | 532.13 | 21.59 | 889 | NA |
| INA117BM | LMC | TO-CAN | 8 | 20 | 532.13 | 21.59 | 889 | NA |
| INA117KU | D | SOIC | 8 | 75 | 506.6 | 8 | 3940 | 4.32 |
| INA117P | Р | PDIP | 8 | 50 | 506 | 13.97 | 11230 | 4.32 |
| INA117SM | LMC | TO-CAN | 8 | 20 | 532.13 | 21.59 | 889 | NA |
| INA117SMQ | LMC | TO-CAN | 8 | 20 | 532.13 | 21.59 | 889 | NA |

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated